FAMILY

Design Technology Lab

Insu Cho (조인수)

M.S. candidate, School of EE, KAIST

  • location
    291 Daehak-ro, Yuseong-gu, Daejeon 34141, Korea
  • Office
    School of Electrical Engineering (E3-2), 5219

Education

  • KAIST, School of Electrical Engineering M.S. (Mar. 2022 – Present)
  • Hanyang University, School of Electronic Engineering B.S. (Mar. 2016- Feb. 2022)
  • Suji High school (Mar. 2013 – Feb. 2016)

Honors

Design methodology for advanced technology,  GPU acceleration for CAD algorithm

Research Interests

Experiences

  • Internship @ Samsung Electronics (Sep. 2021 – Dec. 2021)

Publications

Journal Papers

Conference Papers

  1. Daijoon Hyun, Younggwang Jung, Insu Cho, and Youngsoo Shin, “Decoupling capacitor insertion minimizing IR-drop violations and routing DRVs,” Proc. Asia South Pacific Design Automation Conf. (ASPDAC), accepted.