Design Technology Lab

DT LAB   →  Alumni   →  Wachirawit Ponghiran (Mint)

Wachirawit Ponghiran (Mint)

IBM T.J. Watson Research Center
  • Last update
    July 16, 2025

Education

  • KAIST, School of Electrical Engineering M.S. (Aug. 2015 – Aug. 2017)
  • KAIST, School of Electrical Engineering B.S. (Aug. 2011 – Aug. 2015)
  • Mahidol Wittayanusorn School, Thailand (Mar. 2009 – Mar. 2011)

Research Interests

  • Clock tree synthesis and optimization
  • Design for manufacturability (DFM)
  • Low-power design

Publications

Conference Papers

  1. Daijoon Hyun, Wachirawit Ponghiran, and Youngsoo Shin, “Clock tree optimization through selective airgap insertion,” Proc. Int’l Symp. on Quality Electronic Design (ISQED), Mar. 2017.
  2. Wachirawit Ponghiran, Seongbo Shim, and Youngsoo Shin, “Cut mask optimization for multi-patterning directed self-assembly lithography,” Proc. Design, Automation & Test in Europe (DATE), pp. 1498-1503, Mar. 2017.
COPYRIGHT (c) 2021. DT LAB. All rights reserved. 5219, School of Electrical Engineering (E3-2), KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, KOREA / Tel: +82-42-350-5479 / Fax: +82-42-350-5479 / Previous homepage: https://sites.google.com/view/kaist-shinlab