News

Design Technology Lab

DT LAB   →  Newspage_2406_GLSVLSI

Newspage_2406_GLSVLSI

GLSVLSI Conference 2024

2024.06.12

Congratulations to Seunggyu Lee, Wonjae Lee for their work.

  • Seunggyu Lee, Wonjae Lee, and Youngsoo Shin, “Integrated netlist synthesis and in-memory mapping for memristor-aided logic,” Proc. Great Lakes Symp. on VLSI (GLSVLSI), Jun. 2024.

COPYRIGHT (c) 2021. DT LAB. All rights reserved. 5219, School of Electrical Engineering (E3-2), KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, KOREA / Tel: +82-42-350-5479 / Fax: +82-42-350-5479 / Previous homepage: https://sites.google.com/view/kaist-shinlab