Design Technology Lab

DT LAB   →  M.S. Candidates   →  Gyeongjin Kim (김경진)

Gyeongjin Kim (김경진)

M.S. candidate, School of EE, KAIST
  • location
    291 Daehak-ro, Yuseong-gu, Daejeon 34141, Korea
  • Office
    School of Electrical Engineering (E3-2), 5219

Education

  • KAIST, School of Electrical Engineering M.S. (Mar. 2025 – Present)
  • KAIST, School of Electrical Engineering B.S. (Mar. 2019 – Feb. 2025)
  • Gwangju Science High School (Mar. 2016 – Feb. 2019)

Research Interests

  • Machine learning for EDA

Experiences

  • Internship @ Samsung Electronics (Jul. 2023 – Aug. 2023)

Honors

Publications

Journal Papers

Conference Papers

  1. Shilong Zhang, Gyeongjin Kim, and Youngsoo Shin, “Fully automated thermal-aware trace routing for Chip-on-Film designs,” Proc. Workshop on Signal and Power Integrity (SPI), Jun. 2026.
COPYRIGHT (c) 2021. DT LAB. All rights reserved. 5219, School of Electrical Engineering (E3-2), KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, KOREA / Tel: +82-42-350-5479 / Fax: +82-42-350-5479 / Previous homepage: https://sites.google.com/view/kaist-shinlab