

(19) (KR)
(12) (B1)

(51) 。 Int. Cl.⁷
G06F 13/14

(45)
(11)
(24)

2004 06 09
10-0435215
2004 05 31

(21) 10-1999-0066030
(22) 1999 12 30

(65)
(43)

10-2001-0058674
2001 07 06

(73)

416

3 1 103

(72)

2 107 911

56-1

4 1007

726 503

(74)

:

(54) /

n-1) ; n ; (n-1) ; n ; 1 , (; (n-1) ; n ; (n-1) 1 ; 1 (n-1) BI (core) BITS 가

1a BI , 1b BI
 2a BITS , 2b BITS
 3a HIHR , 3b HIHR
 4a , 4b

(Digital Signal Processor:DSP)
 SOC(System On a Chip)
 (interface)
 가 (pin)
 가
 (Narrow Data buses) , (wait cycles) (perform
 mance) 가 ,
 가 (bus coding) ,
 (transition) 가,
 (Narrow Bus) BI(Bus-Inverting) BITS(Bus Inv
 erting with Transition signaling) 1a 1b BI
 , 2a 2b BITS (data pattern) (data pattern) ((Speech) (Music) 16 8 0 1 ,
 (Speech) (Music) , BITS BI 가 BITS (line) BI
 (inverting) 가 가 가 (Narrow Bus) (data) (overhead)가
 (pin) 가 (core) (line)
 (core) (majority voter) 가 BI (inverting) BITS
 /
 n , 1 , (n-1) n ;
 1) n (n-1) ; (n-
 , n 1 (n-1)

(n-1) n 2 n

(n-1) n (n-1) ;

(n-1) n (n-1) ; (n-1)

(n-1) n (n-1) ;

(a) n 1 (n-1) n ; (b)

(a) n (n-1) ; (c) n (n-1) (n-1)

(a) n (n-1) ; (c) n (n-1) ; (b)

(a) n (n-1) ; (c) n (n-1) ; (d)

3a (14) 1 8 (12) 3a 8 (10)

(x_i⁰, ..., x_i⁵, x_i⁶) (x_i⁰, ..., x_i⁶, x_i⁷) (x_i⁷) 1 7

(12) 8 (x_i⁰, ..., x_i⁵, x_i⁶) 3a (x_i⁷)

7 (14) (latch) 8 (x_{i-1}⁰, ..., x_{i-1}⁶, x_{i-1}⁷) 3a 8

1 (n-1) (12) (10) (n-1) 3a 7

(x_{i-1}⁰, ..., x_{i-1}⁵, x_{i-1}⁶)

n (n-1) (

14) 3b n (2) (24) 3b 8

(z_{i-1}⁰, ..., z_{i-1}⁵, z_{i-1}⁶) 8 (z_{i-1}⁰, ..., z_{i-1}⁶, z_{i-1}⁷) 7

1 (20) 3b 7 (z_{i-1}⁰, ..., z_{i-1}⁶, z_{i-1}⁷)

8 (22) 8 (z_i⁰, ..., z_i⁶, z_i⁷) 7 (z_i⁰, ..., z_i⁵, z_i⁶) 3b 7

7 (z_{i-1}⁰, ..., z_{i-1}⁵, z_{i-1}⁶)

(24) 8 (z_i⁷) 1

7 (24) (n-1) 3b

(z_i⁷) 7

가

BI(Bus-Inverting) BITS(Bus Invertin

g with Transition signaling) HIHR(Half Identity Half Reverse)

(human voice)

5.683954 0000010110101111 X0:00000101,X1:10101111

10.578125 0000101010010100 X2:00001010,X3:10010100
 -5.625000 1111101001100000 X4:11111010,X5:01100000
 1.019531 0000000100000100 X6:00000001,X7:00000100
 3.484375 0000001101111100 X8:00000011,X9:01111100

10 16 2
 8 16 8
 16 , X0,X1,...

$$Y_i = \begin{cases} x_i^{n-1} | X_i(n-1), & \text{if } x_i^{n-1} = 0 \\ x_i^{n-1} | \overline{X_i(n-1)}, & \text{otherwise} \end{cases}$$

$$Z_i = y_i^{n-1} | TS(Y_i(n-1), Z_{i-1}(n-1))$$

8 1 , X0=00000101
 Y_i 가 0 Y1=00000101 , Z_i Y1
 Y1 7 (exclusive OR)
 Z1 00000101 , Z0 00000000
 , Z1 X1=10101111 가 1 Y2=11010000
 , Z2 Y2 Y2 7 Z1 7
 (exclusive OR) , 1 | TR(Y2,Z1) = 1 | TR(1010000,0000101) 1 1010101
 Z2 11010101 , Z2가
 HIHR

X Y Z
 X0: 00000101 ---->00000101---->00000101
 X1: 10101111 ---->11010000---->11010101
 X2: 00001010 ---->00001010---->01011111
 X3: 10010100 ---->11101011---->10110100
 X4: 11111010 ---->10000101---->10110001
 X5: 01100000 ---->01100000---->01010001
 X6: 00000001 ---->00000001---->01010000
 X7: 00000100 ---->00000100---->01010100
 X8: 00000011 ---->00000011---->01010111
 X9: 01111100 ---->01111100---->00101011
 HIHR

$$Y_i = z_i^{n-1} | TS(Z_i(n-1), Z_{i-1}(n-1))$$

$$X_i = \begin{cases} y_i^{n-1} | Y_i(n-1), & \text{if } z_i^{n-1} = 0 \\ y_i^{n-1} | \overline{Y_i(n-1)}, & \text{otherwise} \end{cases}$$

BI BITS HIHR 가
 , BI
 X Z
 X0: 00000101 ---->000001010 0
 X1: 10101111 ---->101011110 4
 X2: 00001010 ---->000010100 4
 X3: 10010100 ---->011010111 4
 X4: 11111010 ---->111110100 4
 X5: 01100000 ---->011000000 4
 X6: 00000001 ---->000000010 3
 X7: 00000100 ---->000001000 2
 X8: 00000011 ---->000000110 3
 X9: 01111100 ---->100000111 2 = 30
 BI 가 (bus width) (

invert) , (transition)
 , BITS
 1 Y|I Z|I
 X0: 00000101 ----> 000001010---->000001010
 X1: 10101111 ----> 010100001---->010101011 3
 X2: 00001010 ----> 000010100---->010111110 3
 X3: 10010100 ----> 100101000---->110010110 3
 X4: 11111010 ----> 000001011---->110011101 3
 X5: 01100000 ----> 011000000---->101011100 3
 X6: 00000001 ----> 000000010---->101011110 1
 X7: 00000100 ----> 000001000---->101010110 1
 X8: 00000011 ----> 000000110---->101010000 2
 X9: 01111100 ----> 100000111---->001010111 4 = 23
 BITS BI 1 (invert) 가
 1 가 (bus width)
 , HIHR
 X Y Z
 X0: 00000101 ---->00000101---->00000101
 X1: 10101111 ---->11010000---->11010101 3
 X2: 00001010 ---->00001010---->01011111 3
 X3: 10010100 ---->11101011---->10110100 6
 X4: 11111010 ---->10000101---->10110001 2
 X5: 01100000 ---->01100000---->01010001 3
 X6: 00000001 ---->00000001---->01010000 1
 X7: 00000100 ---->00000100---->01010100 1
 X8: 00000011 ---->00000011---->01010111 2
 X9: 01111100 ---->01111100---->00101011 5 = 26
 HIHR (Most Significant Bit:MSB) Y
 . MSB가 1 MSB 7 , MSB가 0
 Y Z (exclusive OR)
 (Exclusive OR) 가 1 , 0
 가 BITS 가 가 HIHR HIHR
 , BITS (line) 가 가 HIHR

[1]

		Unencoded #trans.	BI		BITS		HIHR	
			#trans.	%red.	#trans.	%red.	#trans.	%red.
	3276	12375	10423	15.8	6518	47.3	7348	40.6
	3276	13204	10690	19.0	8719	34.0	9585	27.4

[2]

(FFT)

		Unencoded #trans.	BI		BITS		HIHR	
			#trans.	%red.	#trans.	%red.	#trans.	%red.
FFTR	1566	7767	6375	17.9	3690	52.5	4337	44.2
FFTI	1566	7714	6351	17.7	3684	52.2	4160	46.1

1 2 가 , 16 ,
 8 가

1 (Speech) (Classic Music) , 2 FFT

[3]

	BI	BITS	HIHR	BI	BITS	HIHR
(μm^2)	19076	18626	4659	2662	11392	9968
(ns)	3.29	3.87	0.38	0.15	0.38	0.38
(μW)	2309	2409	411	120	2102	1618

3 가 (Encoder) (Decoder) (area), (d
elay) (power) (Speech) HIHR 가 3

[4]

OFF

	C_{offchip} (pF)	Unencoded P(mW)	BI		BITS		HIHR	
			P(mW)	Red.(%)	P(mW)	Red.(%)	P(mW)	Red.(%)
	10	27.9	28.2	-1.1	18.1	35.1	17.6	36.9
	15	38.2	36.9	3.4	23.5	38.5	23.7	38.0
	20	48.5	45.6	6.0	28.9	40.4	29.8	38.6
	25	58.9	54.3	7.8	34.3	41.8	35.9	39.0
	30	69.1	63.0	8.8	39.7	42.5	42.0	39.2
	10	29.7	28.1	5.4	23.2	21.9	22.5	24.2
	15	40.7	36.7	9.8	30.4	25.3	30.4	25.3
	20	51.7	45.3	12.4	37.7	27.1	38.4	25.7
	25	62.6	53.9	13.9	44.9	28.3	46.3	26.0
	30	73.6	62.5	15.1	52.2	29.1	54.3	26.2

4 (Speech) (Classic Music) 가 (power saving) $C_{\text{offchip}} = 10\text{pF}$ 36.9
% $C_{\text{offchip}} = 30\text{pF}$ 39.2%가 HIHR BITS
(Digital) HIHR (cost) HIHR (External Mem
ory) (DSP core) HIHR (Simu
External Memory) 10~30pF (capacitance)
lation) (Internal Memory) 3pF 3.3V, (Clock)
10MHz 5 16 8

[5]

OFF

C_{offchip} (pF)	Uncoded P(mW)	HIHR	
		P(mW)	Red.(%)
10	1.60	1.00	37.5
15	2.16	1.34	38.0

20	2.73	1.64	39.9
25	3.30	1.98	40.0
30	3.87	2.29	40.8

5 (Latch) (Output Driver) 153μW
 , HIHR uncoded C_{offchip} 10pF (1.6mW - 1mW - 0.153mW)/(1.6mW)
 W) = 27.9%, 30pF (3.87mW - 2.29mW - 0.153mW)/(3.87mW) = 36.9%
 , 16 16 Unencoded , 1.63mW , HIHR 3pF
 1.05mW , 0.276mW , (1.63mW - 1.05mW - 0.276mW)/(
 1.63mW) = 18.7% , 4a 4b HIHR (Narrow Data Bus)
 (Bus Width) (Speech) (Music) 0
 (Data Width)

majority voter) , BI BITS ((core))
 가 (inverting) (Narrow Data Bus) 0
 (Bus Width) (Data Width)

(57)

1. n n 1 (n-1) ; n n (n-1) ; (n-1) n 1 1 (n-1)
2. 1 , n (n-1)
3. n n (n-1) ; n (n-1) ; (n-1) n 1 ; (n-1) n n (n-1) ; (n-1)
4. 3 , (n-1) 2
5. n (a) n 1 (n-1) ; (a) (a) (n-1) (n-1)

(c) n

(n-1)



6.

(a) n n (n-1) ;


(b) n (n-1) ;

(c) n 1 ; (n-1)


(d) n (c) (n-1)




2a




2b




3a



3b



4a



4b

